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ABSTRACT 
Thin film transistors (TFTs) employing an amorphous indium gallium zinc oxide (a-IGZO) 
channel layer exhibit a positive shift in the threshold voltage under the application of 
positive gate bias stress (PBS). The time and temperature dependence of the threshold 
voltage shift was measured and analysed using the thermalization energy concept. The 
peak energy barrier to defect conversion is extracted to be 0.75 eV and the attempt-to-
escape frequency is extracted to be 107 s–1. These values are in remarkable agreement with 
measurements in a-IGZO TFTs under negative bias illumination stress (NBIS) reported 
recently (A. J. Flewitt and M. J. Powell, J. Appl. Phys. 115, 134501 (2014)). This suggests 
that the same physical process is responsible for both PBS and NBIS, and supports the 
oxygen vacancy defect migration model that the authors have previously proposed. 
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 Amorphous indium gallium zinc oxide (a-IGZO) has been widely recognized as a 
promising alternative to hydrogenated amorphous silicon (a-Si:H) for the semiconducting 
channel in thin film transistors (TFTs) for display applications. This is due to the high field effect 
mobility, high transparency, and possibility of low temperature deposition which makes a-IGZO 
suitable for flexible substrates such as plastic and paper.1,2 Particular attention has been paid to 
TFT stability which is vitally important for commercial exploitation. In devices fabricated with a 
high-quality gate dielectric and low defect density interfaces, a-IGZO TFTs exhibit a positive 
shift in the threshold voltage (Vth) under positive bias stress (PBS),3-5 a negative shift under a 
negative gate bias illumination stress (NBIS),6,7 and almost no shift under negative gate bias in 
the dark. Possible mechanisms for threshold voltage shifts include a change in the defect 
distribution in the channel semiconductor or charge trapping in the gate insulator and/or at the 
insulator-channel interface.  The time and temperature dependence of the threshold voltage shift 
during stress and recovery has been generally fitted to a stretched exponential model, where the 
time constant and the stretch parameter have been extracted.3-7 These values vary largely owing 
to the different stress conditions used. Moreover these parameters do not directly offer further 
insights into threshold voltage shift mechanisms and additional electrical measurement7 or device 
simulation5 are often employed in an attempt to gain some further physical understanding. 
On the other hand, a thermalization energy analysis allows two parameters with some 
physical interpretation to be extracted from bias stress data: the distribution of energy barriers to 
the bias stress process, and an associated attempt-to-escape frequency which is related to charge 
carrier localization.8 Such an analysis has previously been used to describe a microscopic model 
for defect creation which explains the threshold voltage shift in a-Si:H TFTs under bias stress.9-11 
The concept of the thermalization energy starts with the assumption that a material 
contains a number of sites which may be converted into defects by some means (a gate bias, for 
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example). Each site has a particular energy barrier to the conversion process, and so the material 
as a whole will have a distribution of energy barriers, 𝐷𝐷(𝐸𝐸). An attempt is made to overcome this 
energy barrier at each site ν times per second, and this is known as the attempt-to-escape 
frequency. To a first-order approximation, after a time, t, and at a temperature T, all the states 
with an energy barrier less than or equal to the thermalization energy, 
Eth = kBT ln(νt)        (1) 
will have been converted to defects (i.e. sites with the lowest energy barrier are statistically likely 
to be converted most quickly). Here, kB is the Boltzmann constant. In this way, the time and 
temperature dependence of the threshold voltage shift is correlated to energy and that energy can 
be represented in a distribution curve. The maximum of this distribution is a measure of the 
energy barrier to the threshold voltage shift process and ν is the frequency of the attempts made 
to overcome this barrier. 
Recently, Flewitt and Powell applied this analysis to a-IGZO TFTs under NBIS. They 
extracted an energy barrier of 0.65 – 0.75 eV and an attempt-to-escape frequency of 106 – 107 s–
1, and based on these results they proposed an oxygen vacancy defect migration model to explain 
the threshold voltage shift process in a-IGZO TFTs under NBIS which they suggested should be 
valid for PBS also.12 However, their work did not include a thermalization energy analysis of 
experimental PBS data; this is the subject of this paper.  
The a-IGZO TFTs subjected to PBS have a bottom-gate structure consisting of a 30 nm a-
IGZO channel layer deposited by rf magnetron sputtering from a 2:1:2 In2O3:Ga2O3:ZnO target 
and 200 nm PECVD SiNx deposited at 180 °C. The source and drain contacts are made from a 
Ti/Au double layer deposited by e-beam evaporation, while the gate electrode is a 100 nm thick 
sputtered Mo layer.  The back channel of the TFTs is passivated with a spin-coated SU-8 layer. 
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The channel width and length are 90 µm and 15 µm respectively (W/L = 6). The device operates 
in accumulation mode with a threshold voltage of 1.1 V, a field effect mobility of 37 cm2 V–1 s–1 
(at VDS = 0.1V), a switching ratio over 109 and a sub-threshold slope of 0.3 V dec–1. Before the 
bias stress experiments, the devices were annealed at 200 °C for 1 hour in order to equilibrate the 
defect density in the channel material. The gate transfer characteristics of the devices were then 
measured at room temperature using a Wentworth probe station inside a Faraday cage with a 
HP4140B dual voltage source picoammeter. The device was then heated to the bias stressing 
temperature using a low noise HP6642A DC power supply and resistive heater. The temperature 
was measured with a K-type thermocouple. An electric field of 1 MV cm–1 over and above the 
threshold electric field was then applied across the gate insulator in order to have the same 
bandtail carrier density in all samples during bias stressing. The drain-source current, IDS, was 
measured as a function of time whilst applying a drain-source voltage, VDS, of 0.1 V. A low VDS 
was used to minimize any perturbation to the uniform field in the dielectric layer produced by the 
stressing gate-source voltage, VGS. Gate transfer measurements were performed at the start and 
end of each bias stress measurement, and measurements were made at temperatures of 65, 85 and 
105 °C for times up to 80,000 s. Between measurements at different temperatures, the device was 
annealed again at 200 °C for 1 hour with no applied bias to restore its initial conditions. It should 
be noted that the same device was used repeatedly to give the bias stress data presented to allow 
straightforward comparison, although many measurements have been made of a number of such 
devices.  
Figure 1 shows the gate transfer characteristics of the a-IGZO TFT at the start and end of 
the bias stress performed at 65, 85 and 105 °C. The drain-source current measured as a function 
of stressing time is shown in the inset of Fig. 1. At 65 °C, the threshold voltage, which is ~1 V 
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initially, is increased to the stressing voltage of 20 V after ~80,000 s. As expected, increasing the 
temperature decreases the time taken to reach the stressing voltage, taking only ~ 50,000 s at 85 
°C and ~ 10,000 s at 105 °C. The parallel transfer curves above threshold before and after the 
stress measurements indicate that no degradation of the device occurs due to bias stress (i.e. there 
is no structural change in the a-IGZO material).   
Figure 2 shows the normalised threshold voltage shift, ∆Vn(t), as a function of gate bias 
stressing time.  ∆Vn(t) is defined by 
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where Vth(t) is the threshold voltage after some stressing time t, Vth(0) is the threshold voltage 
before stressing and Vth(∞) is the value to which the threshold voltage is tending after a long 
stressing time. The normalised threshold voltage shift can in turn be presented as a function of 
energy using Eq. 1 as shown in Fig. 3(a). The fit parameter, ν, is determined by systematically 
trying different values for ν in Eq. 1 and replotting the ∆Vn(t) data as a function of energy. If the 
value for ν is incorrect then the ∆Vn(t) curves for the three temperatures will not overlap. Figure 
3(a) shows that an optimal overlap occurs for ν  = 107 s–1 in this study. Also shown as a solid line 
is the stressing data fitted to a stretched hyperbola 9 
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where EA and kBT0 represent a measure of the characteristic energy barrier for the process and the 
width of the energy distribution. As the threshold voltage shift is a cumulative process (all sites 
with an energy barrier less than or equal to Eth are converted), then the distribution of energy 
barriers 𝐷𝐷(𝐸𝐸) is obtained in Fig 3(b) by differentiating the curves in Fig. 3(a). A peak value Emax 
of 0.75 eV and a full width at half maximum ~0.1 eV are obtained. These values are compared 
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with those previously extracted for NBIS in a-IGZO in Table I. The most remarkable feature of 
these results is that the attempt-to-escape frequency and peak energy are the same for both 
processes.  This suggests that the same fundamental mechanism is responsible in both cases. 
The authors have previously considered the processes that might be responsible for bias 
stress effects in a-IGZO TFTs, and set out five key features that any microscopic model must 
explain. 12 With some minor refinement in the light of the quantitative thermalization energy 
analysis of PBS experimental data in this study, these are:  
1. a negative shift in the threshold voltage occurs for negative gate bias and a positive shift 
occurs for positive gate bias; 
2. illumination with light is required to induce a negative threshold voltage shift, whereas 
positive threshold voltage shifts occur both with and without illumination; 
3. the threshold voltage shift is metastable, and the rate of shift is strongly temperature-
dependent in the range from room temperature up to ~400 K when structural changes are not 
occurring; 
4. the energy barrier to the instability mechanism is ~0.75 eV; and 
5. there is an attempt-to-escape frequency of ~107 s–1 associated with the instability process. 
The authors then proposed an oxygen vacancy migration model. The key feature of the model is 
that, unlike in a-Si:H, the threshold voltage shift in a-IGZO TFTs is not due to a defect creation 
process, but to a change in the energy distribution of states in the band gap upon defect 
migration. Under PBS, the field-induced electrons encourage the conversion of charged VO2+ 
oxygen vacancy states in the upper part of the band gap to uncharged VO oxygen vacancy states 
in the lower part of the band gap, with the energy barrier to the process being caused by the need 
for an oxygen 2– ion to migrate through an intermediate interstitial state. The number of defect 
states in the lower part of the band gap (called De states) is increased while those in the upper 
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part of the band gap (called Dh states) is decreased by the same amount. The process may be 
summarised as 
Dh2+ + [O(—M)n + 2e] →  Dh2+ + Oi2– +De →  O(—M)n + De    (4) 
where O(—M)n is an n-coordinated oxygen atom neighbouring the Dh site, [O(—M)n + 2e] 
represents electron localization close to such a site, and Oi2– is an oxygen ion migrating through 
an interstitial (barrier) site. This rearrangement of the defect pool affects the Fermi level and, in 
this case, the increase of states in the lower part of the band gap pulls the Fermi level away from 
the conduction band when the gate bias is removed, thus resulting in a positive threshold voltage 
shift, as observed experimentally.  The reverse process (which is dominant in NBIS) is expressed 
as 
 De + [O(—M)n + 2h] →  De + Oi +Dh2+ →  O(—M)n + Dh2+   (5) 
Carrier localization close to the defect migration site is always necessary. Under no bias 
and in equilibrium, the reaction rate of both processes in Eq. 4 and 5 are the same, and so there is 
no change in the net distribution of defect states in the band gap. However, under PBS, the 
positive gate bias moves the Fermi level towards the conduction band edge, resulting in the 
increased occupation of conduction band tail states, which are localized states, and the process in 
Eq. 4 is favoured over that in Eq. 5. De sites are formed at the expense of Dh sites. Under NBS, 
the Fermi level remains in the upper part of the band gap due to the high charge neutrality level, 
and so hole localization, as required in Eq. 5, does not occur, and no change in the defect 
distribution results.  It is only upon illumination that the quasi Fermi level for holes is moved 
into the lower part of the band gap and hole localization occurs, leading to a negative threshold 
voltage shift, as observed experimentally. 
As shown pictorially by the authors in Fig. 4 of Ref. 12, the barrier to defect 
redistribution is always the movement of an oxygen atom or ion through an interstitial site in this 
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model, and this should determine the energy barrier for the process. The peak in the energy 
barrier distribution for NBIS and PBS is extracted to be ~0.75 eV in both cases, but there is a 
difference in the width of the energy distribution for the two cases. The full width at half 
maximum (FWHM), which is ~kBT0, is ~0.1 eV in PBS but ~0.25 eV in NBIS (Table I). A key 
difference between the two processes in the vacancy migration model is that PBS requires the 
movement of an O2– ion whereas in NBIS the migrating oxygen atom is uncharged. Robertson 
and Guo have used ab initio modelling to calculate the oxygen interstitial formation energy for 
the most stable position in a-IGZO.13 The formation energy of an uncharged interstitial is ~0.6 
eV and is independent of the Fermi energy, whereas that for the interstitial with a 2– charge 
varies with Fermi energy from a maximum of ~0.6 eV. This suggests that the charged ion is 
more sensitive to variations in local disorder, and that this results in the greater width of the 
energy distribution for NBIS compared with PBS, but the magnitude of the energy barrier is 
similar, as measured in this work. 
The observation that the attempt-to-escape frequency is also approximately the same for 
PBS and NBIS (~107 s–1) suggests that the charge localization length for both processes (Eqs. 4 
and 5) is similar.  The measured attempt-to-escape frequency is approximately a factor of 106 
smaller than phonon frequencies (~1013 s–1), and so localization volume is larger by a similar 
factor compared with the volume of space occupied by an electron in a bond, meaning that 
localization length is increased by ~102.  Therefore, assuming bond lengths ~0.1 nm, this gives a 
localisation length ~10 nm for both processes.8  Kamiya et al. have investigated carrier transport 
in disordered amorphous oxide semiconductors.14  They find that transport is best described by a 
percolation model in which carriers have to overcome barriers to conduction of varying height 
which are separated by a characteristic length, Li.  Their observations suggest that Li must be 
much greater than the mean free path of the carriers, which is less than ~1 nm for electrons.14  
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Our experimental results are consistent with this model and we conclude that the localized 
electrons and holes in the [O(—M)n + 2e] and [O(—M)n + 2h] states are both confined by the 
same spatial regions, between the transport barriers, defined by Li. Therefore, the localization 
length and hence measured attempt-to-escape frequency for both NBIS and PBS are the same. 
In conclusion, stressing of a-IGZO TFTs under positive gate bias (PBS) has been 
performed, and a thermalization energy analysis applied to extract quantitative information about 
the energetics of the process involved. Both the energy barrier and attempt-to-escape frequency 
extracted for PBS are the same as the values extracted in a previous analysis of NBIS data. This 
suggests that the same microscopic process is responsible for both effects. This is consistent with 
an oxygen vacancy migration model for instability in a-IGZO TFTs that has been previously 
proposed by the authors. The model is also consistent with the increased width of the distribution 
of energy barriers for NBIS compared with PBS that is measured.  
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Type of TFT Type of Stress ν [s–1] Emax [eV] kBT0 [eV] 
a-IGZO BG TFT PBS 107 0.75 ~0.1 
a-IGZO BG TFT NBIS 106 – 107 0.65 – 0.75 ~0.25 
 
Table I. Comparison of the attempt-to-escape frequency, peak energy and width of the distribution of 
energy barriers to the threshold voltage shift process for a-IGZO bottom gate (BG) TFTs under PBS (data 
from this work) and NBIS (data from Ref. 12). 
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Fig. 1. Gate transfer characteristics before and after gate bias stressing of a-IGZO BG TFTs at 
temperatures of 65, 85 and 105 °C. Shown inset left is the same data plotted on a logarithmic current axis 
and shown inset right is the corresponding drain source current, IDS as a function of bias stressing time. 
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Fig. 2. The normalised threshold voltage shift as a function of bias stressing time at temperatures of 65, 85 
and 105 °C. 
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Fig. 3. (a) The normalised threshold voltage shift as a function of thermalization energy at temperatures of 
65, 85 and 105 °C. The optimal overlap is achieved with an attempt-to-escape frequency, ν = 107 s–1. The 
solid line is a fit (R2 = 0.982) based on a stretched hyperbola. (b) shows the corresponding derivatives 
with respect to the thermalization energy. The solid line is a fit based on the derivative of a stretched 
hyperbola. 
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